免费亚洲一区-免费亚洲成人-免费亚洲网站-免费亚洲视频在线观看-无遮挡1000部拍拍拍免费-五夜婷婷

THE PERSON: The candidate is expected to exhibit good verbal and written communication skills in both Chinese and English, specialized knowledge plus broad technical knowledge that facilitates integrative thinking, driving execution of quality and timely result, capability to solve complex, novel and no-recurring problems and decision-making on critical technical areas KEY RESPONSIBILITIES: ?Work with team members and apply his/her design techniques to work on different phases of complex logic design for ASIC/SOC project ?technical leading on the following tasks from time to time: specification, top level SOC design tasks, HDL coding, etc PREFERRED EXPERIENCE: ?Master in Electrical Engineering, Computer Science or related ?Deep understanding on ASIC design verification flow ?RTL coding with Verilog/System Verilog ACADEMIC CREDENTIALS: MSEE with minimum of 6 years, or BSEE with minimum of 8 years experiences in digital ASIC/SOC design verification